



# **MB185 IDTV**

## **SERVICE MANUAL**

# Table of Contents

1. INTRODUCTION .....	2
SSB LAYOUT.....	3
2. T/T2/C/A TUNER (U107).....	4
3. S/S2 TUNER (U3) OPTIONAL .....	6
4. AUDIO AMPLIFIER STAGES .....	8
A. MAIN AMPLIFIER (U118) (8W/10W/12W options).....	8
B. SUB-WOOFER AMPLIFIER (U1) .....	11
5. POWER STAGE.....	14
A. FDS4685 8.2A/40V (Q103) .....	16
B. DMG8402LDM (Q104) .....	17
C. TPS54528 (U101) .....	18
D. TPS563200 (U102,U105, U106).....	20
E. MP8774GQ-Z 12A QFN16 (U122).....	23
6. MICROCONTROLLER.....	26
MTK G31 (U108) .....	26
7. 8 GB EMMC .....	36
SAMSUNG EMMC 8GB KLM8G1GETF-B041 BGA153 (U128).....	36
8. USB INTERFACE.....	37
USB POWER SWITCH ADJ SAFE TPS25221 SOT23-6 (U117-U109) .....	37
9. CI INTERFACE .....	38
10. SOFTWARE UPDATE .....	39
Main Software Update.....	39
11. TROUBLESHOOTING .....	39
A. No Backlight Problem .....	39
B. CI Module Problem.....	41
C. IR Problem .....	43
D. Keypad Touchpad Problems.....	44
E. USB Problems.....	44
F. No Sound Problem .....	45
G. Standby On/Off Problem .....	46
H. No Signal Problem in DVB-S/S2 mode .....	46
i. No Signal Problem in DVB-T mode .....	47
12. SERVICE MENU SETTINGS .....	48
13. GENERAL BLOCK DIAGRAM.....	49

## IMPORTANT

Before removing the rear cover from the TV for servicing, make sure that no cables are fixated to the cover. Release the cables from their clamps and disconnect (if any). Failure to do so may damage the wires and/or other components of the TV.

# **1. INTRODUCTION**

17MB185 main board is driven by MTK SOC. This IC is a single chip iDTV solution that supports channel decoding, MPEG decoding, and media-center functionality enabled by a high performance AV CODEC and CPU.

This board can be driven 50Hz UHD panels.


## **Key features include:**

- Combo Front-End Demodulator
- A multi standart A/V format decoder
- The MACEpro video processor
- Home theatre sound processor
- Rich internet connectivity and completed digital home network solution
- Dual-stream decoder for 3D contents
- Multi-purpose CPU for OS and multimedia
- Peripheral and power management
- Embedded DRAM (for connected option)

## **Supported peripherals are:**

- 1 RF input VHF I, VHF III, UHF
- 1 Satellite input
- 1 Sub-woofer sound socket
- 3x HDMI inputs (2x side , 1x back side)(with ARC option from 2nd or 3rd input)
- 1 Common interface(Common)
- 1 Optic/ Quax S/PDIF output
- 1 Headphone(Common)
- 2x USB(2X Side) and 1x internal USB for Wifi/Bluetooth
- 1 Ethernet-RJ45
- 1 External Keypad/Tact Switch

## SSB LAYOUT



## 2. T/T2/C/A TUNER (U107)

### Description:

The Si2151 is Silicon Labs' sixth-generation hybrid TV tuner supporting all worldwide terrestrial and cable TV standards. Requiring no external balun, SAW filters, wirewound inductors or LNAs, the Si2151 offers the lowest-cost BOM for a hybrid TV tuner. Also included are an integrated power-on reset circuit and an option for single power supply operation. As with prior-generation Silicon Labs TV tuners, the Si2151 maintains very high linearity and low noise to deliver superior picture quality and a higher number of received stations when compared to other silicon tuners. The Si2151 offers increased immunity to WiFi and LTE interference, eliminating the need for external filtering. For the best performance with next-generation digital TV standards, such as DVB-T2/C2, the Si2151 delivers industry-leading phase noise performance.

### Features:

- Worldwide hybrid TV tuner
  - Analog TV: NTSC, PAL/SECAM
  - Digital TV: ATSC/QAM, DVBT2/T/C2/C, ISDB-T/C, DTMB
- 1.7 MHz, 6 MHz, 7 MHz, 8 MHz, and 10 MHz channel bandwidths
- 42-1002 MHz frequency range
- Industry-leading margin to A/74, NorDig, DTG, ARIB, EN55020, OpenCable™, DTMB
- Lowest BOM for a hybrid TV tuner
  - No balun, SAW filters, or external inductors required
  - Increased ESD protection on 4pins
- Best-in-class real-world reception
  - Lowest phase noise
  - High Wi-Fi and LTE immunity
- Low power consumption
  - 3.3 V and 1.8 V power supplies
  - Integrated 1.8 V LDO for 3.3 V single-supply operation
- Integrated power-on reset circuit
- Standard CMOS process
- 3x3 mm, 24-pin QFN package
- RoHS compliant




Figure 1: Si2151 Pin description

Pin Number(s)	Name	I/O	Description
1*	GPIO2	I/O	General purpose input/output #1
2	SDA	I/O	I <sup>2</sup> C data input/output
3	SCL	I	I <sup>2</sup> C clock input
4*	AGC2	I	LIF output amplitude control input #2
5*	AGC1	I	LIF output amplitude control input #1
6	GND	S	Ground
7	VDDL	S	Low supply voltage, 1.8 V (leave caps connected for single supply case)
8	GND	S	Ground
9	VDDH	S	High supply voltage, 3.3 V
10	LIF_N	O	Negative LIF differential output to SoC or DTV/ATV demodulator
11*	LIF_P	O	Positive LIF differential output to SoC or DTV/ATV demodulator
12	XOUT	O	Output reference clock to secondary tuner or receiver
13	XTAL_I	I	Crystal pin 1 (or RCLK input driven by XOUT of another tuner or receiver)
14	XTAL_O	O	Crystal pin 2 (leave floating if XTAL_I is driven by XOUT of another tuner or receiver)
15	VDDH	S	High supply voltage, 3.3 V
16	GND	S	Ground
17	VDDH	S	High supply voltage, 3.3 V
18*	NC	NC	No connect
19	RF_REF	O	RF reference voltage output
20	RF_IP	I	RF input (positive)
21	GND	S	Ground
22	RF_IN	I	RF input (negative)
23	ADDR	I	I <sup>2</sup> C address select
24*	GPIO1	I/O	General purpose input/output #1

\*Note: Pin should be left floating if unused.

### 3. S/S2 TUNER (U3) OPTIONAL

#### Description

M88TS6011 is a single-chip, direct-conversion tuner for digital satellite receiver applications. It offers the industry's most integrated solution to a satellite tuner function, simplifying the front-end designs.

This device incorporates the following functional blocks on a single chip: an LNA, quadrature down-converting mixers, a low phase noise and fast locking frequency synthesizer with on-chip loop filters, a DC offset cancellation loop with integrated loop filters, self-calibrated programmable baseband channel filters, an integrated RF AGC loop, and crystal oscillators with an integrated auxiliary clock output.

As a result of integrating all these blocks, the M88TS6011 has the least number of pins compared with other conventional solutions, and requires the least external components. In typical applications, the M88TS6011 requires only one crystal, one matching network, and a few external capacitors. The device also has the industry's smallest latency, as it uses a fast locking PLL and a fast settling DC offset cancellation architecture.

The M88TS6011 can be configured via a 2-wire serial bus. The chip is available in a 16-pin QFN package.





Figure 2: Pin description


## Features

- Single-chip tuner
- Compliant with DVB-S/S2 and ABS-S standards
- Support QPSK, 8PSK, 16APSK and 32APSK
- Direct-conversion from L-band to baseband
- Symbol rate: 1 to 45 Msymbol/s
- Integrated VCOs and PLL, with on-chip inductors, varactors and loop filter
- Integrated baseband filters: 6 MHz to 40 MHz bandwidth
- Integrated RF AGC for optimal performance
- Integrated baseband DC offset cancellation removes external loop filters
- Excellent immunity to strong adjacent undesired channels
- Integrated clock driver provides auxiliary clock output for other devices
- Support sleep mode
- 2-wire serial bus with 3.3 V compatible logic levels
- Power supply: +3.3 V
- Package: 16-pin E-PAD QFN
- RoHS compliant

## Block Diagram



## 4. AUDIO AMPLIFIER STAGES



V3.0.2018_ELABC_DK_C003
2018-08-20
7.7.0.18 ELM327 Version 1.5
DATE: 10.01.2020
Device: OBDII

Figure: The block diagram of the audio part

### A. MAIN AMPLIFIER (U118) (8W/10W/12W OPTIONS)

#### Description

AD82587D is a digital audio amplifier capable of driving a pair of 8 ohm, 20W or a single 4 ohm, 40W speaker, both which operate with play music at a 24V supply without external heat-sink or fan requirement.

Using I<sup>2</sup>C digital control interface, the user can control AD82587D's input format selection, DRC (dynamic range control), mute and volume control functions. AD82587D has many built-in protection circuits to safeguard AD82587D from connection errors.

#### Features

- 16/18/20/24-bit input with I<sup>2</sup>S, Left-alignment and Right-alignment data format
- PSNR & DR(A-weighting) Loudspeaker: 97dB (PSNR), 105dB (DR) @ 24V
- Multiple sampling frequencies (Fs)
  - 32kHz / 44.1kHz / 48kHz and
  - 64kHz / 88.2kHz / 96kHz and
  - 128kHz/176.4kHz/192kHz
- System clock = 64x, 128x, 256x, 384x, 512x, 768x, 1024x Fs
  - 256x~1024x Fs for 32kHz / 44.1kHz / 48kHz
  - 128x~512x Fs for 64kHz / 88.2kHz / 96kHz
  - 64x~256x Fs for 128kHz / 176.4kHz / 192kHz
- Supply voltage
  - 3.3V for digital circuit

- 10V~26V for loudspeaker driver
- Loudspeaker output power for Stereo@ 24V
  - 10W x 2ch into 8\_ @ 0.16% THD+N
  - 15W x 2ch into 8\_ @ 0.18% THD+N
  - 20W x 2ch into 8\_ @ 0.24% THD+N
- Loudspeaker output power for Mono@ 24V
  - 20W x 1ch into 4\_ @ 0.17% THD+N
  - 30W x 1ch into 4\_ @ 0.2% THD+N
  - 40W x 1ch into 4\_ @ 0.24% THD+N
- Sounds processing including:
  - Volume control (+24dB~-103dB, 0.125dB/step)
  - Dynamic range control
  - Power clipping
  - Channel mixing
  - User programmed noise gate with hysteresis window
  - DC-blocking high-pass filter
- Anti-pop design
- Short circuit and over-temperature protection
- I2C control interface with selectable device address
- Internal PLL
- LV Under-voltage shutdown and HV Under-voltage detection
- Power saving mode
- Dynamic temperature control




Figure 3: Pin description




Figure 4: Functional Block Diagram

Symbol	Parameter	Min	Max	Units
DVDD	Supply for Digital Circuit	-0.3	3.6	V
VDDL/R	Supply for Driver Stage	-0.3	30	V
$V_i$	Input Voltage	-0.3	3.6	V
$T_{stg}$	Storage Temperature	-65	150	°C
$T_J$	Junction Operating Temperature	0	150	°C

Table 1: Absolute Maximum Ratings

Symbol	Parameter	Typ	Units
DVDD	Supply for Digital Circuit	3.15~3.45	V
VDDL/R	Supply for Driver Stage	10~26	V
$T_J$	Junction Operating Temperature	0~125	°C
$T_A$	Ambient Operating Temperature	0~70	°C

Table 2: Recommended Operating Conditions

**2x20W Stereo / 1x40W Mono Digital Audio Amplifier  
With 30 bands EQ and DRC Functions**

**Features**

- Supply voltage  
3.3V for digital circuit  
8V~26V for loudspeaker driver
- Supports 2.0CH/Mono configuration
- Loudspeaker output power@12V for stereo  
7W x 2CH into 8Ω <1% THD+N  
10W x 2CH into 4Ω <1% THD+N
- Loudspeaker output power@18V for stereo  
15W x 2CH into 8Ω <1% THD+N
- Loudspeaker output power@24V for stereo  
20W x 2CH into 8Ω <1% THD+N
- 16/18/20/24-bits input with I<sup>2</sup>S, Left-alignment and Right-alignment data format
- Multiple sampling frequencies (Fs)  
32kHz / 44.1kHz / 48kHz and  
64kHz / 88.2kHz / 96kHz and  
128kHz / 176.4kHz / 192kHz
- System clock = 64x, 128x, 192x, 256x, 384x, 512x, 576x, 768x, 1024x Fs
- MCLK system:**  
64x~1024x Fs for 32kHz / 44.1kHz / 48kHz  
64x~512x Fs for 64kHz / 88.2kHz / 96kHz  
64x~256x Fs for 128kHz / 176.4kHz / 192kHz
- BCLK system:**  
64xFs for 32kHz / 44.1kHz / 48kHz  
64xFs for 64kHz / 88.2kHz / 96kHz  
64xFs for 128kHz / 176.4kHz / 192kHz
- Sound processing including :  
30 bands parametric speaker EQ  
Volume control (+24dB~−103dB, 0.125dB/step)  
Dynamic range control  
Three Band plus post Dynamic range control  
Power Clipping  
Programmed 3D surround sound  
Channel mixing  
Noise gate with hysteresis window  
Bass/Treble tone control  
DC-blocking high-pass filter  
Pre-scale/post-scale

- Supports I<sup>2</sup>C control without clock
- I<sup>2</sup>C control interface with selectable device address
- I<sup>2</sup>S output with selectable Audio DSP point
- Support hardware and software reset
- Internal PLL
- Anti-pop design
- Level meter and power meter
- LV Under-voltage shutdown and HV Under-voltage detection
- Over voltage protection
- Short circuit and over-temperature protection


**Applications**

- TV audio


**Description**

AD82088 is a digital audio amplifier capable of driving 20W (BTL) each to a pair of 8Ω load speaker and 40W (PBTL) to a 4Ω load speaker operating at 24V supply without external heat-sink or fan requirement with play music. AD82088 provides advanced audio processing functions, such as volume control, 30 EQ bands, audio mixing, 3D surround sound and Dynamic Range Control (DRC). These are fully programmable via a simple I<sup>2</sup>C control interface. Robust protection circuits are provided to protect AD82088 from damage due to accidental erroneous operating condition. The full digital circuit design of AD82088 is more tolerant to noise and PVT (Process, Voltage, and Temperature) variation than the analog class-AB or class-D audio amplifier counterpart implemented by analog circuit design. AD82088 is pop free during instantaneous power on/off or mute/shut down switching because of its robust built-in anti-pop circuit.

## Pin Assignment



## Functional Block Diagram



### Pin Description (E-TSSOP 24L)

PIN	NAME	TYPE	DESCRIPTION	CHARACTERISTICS
1	<b>ERROR</b>	I/O	<b>ERROR</b> pin is a dual function pin. One is I <sup>2</sup> C address setting during power up. The other one is error status report (low active), It sets by register of A_SEL_FAULT at address 0x1C B[6] to enable it.	This pin is monitored on the rising edge of reset. A value of Low (15-kΩ pull down) sets the I <sup>2</sup> C device address to 0x30 and a value of High (15-kΩ pull up) sets it to 0x31.
2	<b>PD</b>	I	Power down, low active.	Schmitt trigger TTL input buffer, internal pull High with a 330Kohm resistor.
3	<b>LRCIN</b>	I	Left/Right clock input (Fs).	Schmitt trigger TTL input buffer, internal pull Low with a 100Kohm resistor.
4	<b>BCLK</b>	I	Bit clock input (64Fs).	Schmitt trigger TTL input buffer, internal pull Low with a 100Kohm resistor.
5	<b>SDATA</b>	I	Serial audio data input.	Schmitt trigger TTL input buffer
6	<b>SDA</b>	I/O	I <sup>2</sup> C bi-directional serial data.	Schmitt trigger TTL input buffer
7	<b>SCL</b>	I	I <sup>2</sup> C serial clock input.	Schmitt trigger TTL input buffer
8	<b>SDATAO</b>	O	Serial audio data output.	Schmitt trigger TTL input buffer
9	<b>DVDD</b>	P	Digital Power.	
10	<b>DGND</b>	P	Digital Ground.	
11	<b>VREG</b>	O	1.8V Regulator voltage output.	
12	<b>GVDD</b>	O	5V Regulator voltage output. This pin must not be used to drive external devices.	
13	<b>BST_RB</b>	P	Bootstrap supply for right channel output B.	
14	<b>VDDR</b>	P	Right channel supply.	
15	<b>RB</b>	O	Right channel output B.	
16	<b>GNDR</b>	P	Right channel ground.	
17	<b>RA</b>	O	Right channel output A.	
18	<b>BST_RA</b>	P	Bootstrap supply for right channel output A.	
19	<b>BST_LB</b>	P	Bootstrap supply for left channel output B.	
20	<b>LB</b>	O	Left channel output B.	
21	<b>GNDL</b>	P	Left channel ground.	
22	<b>LA</b>	O	Left channel output A.	
23	<b>VDDL</b>	P	Left channel supply.	
24	<b>BST_LA</b>	P	Bootstrap supply for left channel output A.	

## 5. POWER STAGE




Figure: Power Block Diagram




Figure: Power Socket and Power Options

Power socket is used for taking 12V\_STBY voltage which is produced in power card. Also socket is used for giving dimming, backlight and standby signals with power card. Power socket pinning is shown in above figure.

12V\_STBY is converted several different voltages on the mainboard which are shown in below figure.




Figure: Power Block Diagram

List of the components:

- SW-1(Q103) → FDS4685 8.2A/40V
- SW-2(Q104) → DMG8402LDM 4.2A/30V
- DC-DC-1(U101) → TPS54528 ADJ/5A
- DC-DC-2(U102) → TPS563201 ADJ/3A
- DC-DC-3(U105) → TPS563201 ADJ/3A
- DC-DC-4(U106) → TPS563201 ADJ/3A
- DC-DC-5(U113) → TPS562201 ADJ/2A
- DC-DC-6(U122) → MP8774GQ-Z 12A

## A. FDS4685 8.2A/40V (Q103)



### FDS4685

### 40V P-Channel PowerTrench® MOSFET

#### Features

- $-8.2\text{ A}, -40\text{ V}$   $R_{DS(\text{ON})} = 0.027\ \Omega$  @  $V_{GS} = -10\text{ V}$   
 $R_{DS(\text{ON})} = 0.035\ \Omega$  @  $V_{GS} = -4.5\text{ V}$
- Fast switching speed
- High performance trench technology for extremely low  $R_{DS(\text{ON})}$
- High power and current handling capability

#### Applications

- Power management
- Load switch
- Battery protection

#### General Description

This P-Channel MOSFET is a rugged gate version of Fairchild Semiconductor's advanced PowerTrench process. It has been optimized for power management applications requiring a wide range of gate drive voltage ratings (4.5V – 20V).





Figure: Pin description

#### Electrical Characteristics $T_A = 25^\circ\text{C}$ unless otherwise noted


Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
<b>Off Characteristics</b>						
$BV_{DSS}$	Drain–Source Breakdown Voltage	$V_{GS} = 0\text{ V}$ , $I_D = -250\ \mu\text{A}$	-40			V
$\Delta BV_{DSS}$ $\Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = -250\ \mu\text{A}$ , Referenced to $25^\circ\text{C}$		-32		mV/ $^\circ\text{C}$
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS} = -32\text{ V}$ , $V_{GS} = 0\text{ V}$		-1		$\mu\text{A}$
$I_{GSS}$	Gate–Body Leakage	$V_{GS} = \pm 20\text{ V}$ , $V_{DS} = 0\text{ V}$			$\pm 100$	nA
<b>On Characteristics (Note 2)</b>						
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = -250\ \mu\text{A}$	-1	-1.6	-3	V
$\Delta V_{GS(\text{th})}$ $\Delta T_J$	Gate Threshold Voltage Temperature Coefficient	$I_D = -250\ \mu\text{A}$ , Referenced to $25^\circ\text{C}$		4.7		mV/ $^\circ\text{C}$
$R_{DS(\text{on})}$	Static Drain–Source On–Resistance	$V_{GS} = -10\text{ V}$ , $I_D = -8.2\text{ A}$ $V_{GS} = -4.5\text{ V}$ , $I_D = -7\text{ A}$ $V_{GS} = -10\text{ V}$ , $I_D = -8.2\text{ A}$ , $T_J = 125^\circ\text{C}$	22 29 31	27 35 42		$\text{m}\Omega$
$g_{FS}$	Forward Transconductance	$V_{DS} = -5\text{ V}$ , $I_D = -8.2\text{ A}$	22			S
<b>Dynamic Characteristics</b>						
$C_{iss}$	Input Capacitance	$V_{DS} = -20\text{ V}$ , $V_{GS} = 0\text{ V}$ , $f = 1.0\ \text{MHz}$		1872		pF
$C_{oss}$	Output Capacitance			256		pF
$C_{rss}$	Reverse Transfer Capacitance			134		pF
$R_G$	Gate Resistance	$V_{GS} = 15\text{ mV}$ , $f = 1\text{MHz}$	4			$\Omega$

Switching Characteristics (Note 2)						
$t_{d(on)}$	Turn-On Delay Time	$V_{DD} = -20\text{ V}$ , $I_D = -1\text{ A}$ , $V_{GS} = -10\text{ V}$ , $R_{GEN} = 6\Omega$	14	25	ns	
$t_r$	Turn-On Rise Time		11	20	ns	
$t_{d(off)}$	Turn-Off Delay Time		50	80	ns	
$t_f$	Turn-Off Fall Time		18	32	ns	
$Q_g$	Total Gate Charge	$V_{DS} = -20\text{ V}$ , $I_D = -8.2\text{ A}$ , $V_{GS} = -5\text{ V}$	19	27	nC	
$Q_{gs}$	Gate-Source Charge		5.6		nC	
$Q_{gd}$	Gate-Drain Charge		6.1		nC	
Drain-Source Diode Characteristics						
$V_{SD}$	Drain-Source Diode Forward Voltage	$V_{DS} = 0\text{ V}$ , $I_S = -2.1\text{ A}$ (Note 2)		-0.7	-1.2	V
$t_{rr}$	Diode Reverse Recovery Time	$I_F = -8.2\text{ A}$ ,	26		nS	
$Q_{rr}$	Diode Reverse Recovery Charge	$dI_F/dt = 100\text{ A}/\mu\text{s}$		15		nC

## B. DMG8402LDM (Q104)

### Features

- Low RDS(ON)
- Low Input Capacitance
- Fast Switching Speed
- Low Input/Output Leakage
- Lead Free By Design/RoHS Compliant (Note 1)
- Qualified to AEC-Q101 Standards for High Reliability



Pin description

## Electrical Characteristics @ $T_A = 25^\circ\text{C}$ unless otherwise specified

Characteristic	Symbol	Min	Typ	Max	Unit	Test Condition
<b>OFF CHARACTERISTICS (Note 5)</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	30	-	-	V	$\text{V}_{\text{GS}} = 0\text{V}$ , $\text{I}_D = 250\mu\text{A}$
Zero Gate Voltage Drain Current $T_J = 25^\circ\text{C}$	$\text{I}_{\text{DS}0}$	-	-	1.0	$\mu\text{A}$	$\text{V}_{\text{DS}} = 30\text{V}$ , $\text{V}_{\text{GS}} = 0\text{V}$
Gate-Source Leakage	$\text{I}_{\text{GSS}}$	-	-	$\pm 100$	nA	$\text{V}_{\text{GS}} = \pm 20\text{V}$ , $\text{V}_{\text{DS}} = 0\text{V}$
<b>ON CHARACTERISTICS (Note 5)</b>						
Gate Threshold Voltage	$\text{V}_{\text{GS(th)}}$	1.0	1.5	2.0	V	$\text{V}_{\text{DS}} = \text{V}_{\text{GS}}$ , $\text{I}_D = 250\mu\text{A}$
Static Drain-Source On-Resistance	$\text{R}_{\text{DS(on)}}$	-	22 32	27 40	$\text{m}\Omega$	$\text{V}_{\text{GS}} = 10\text{V}$ , $\text{I}_D = 7\text{A}$ $\text{V}_{\text{GS}} = 4.5\text{V}$ , $\text{I}_D = 5.6\text{A}$
Forward Transfer Admittance	$ Y_{fs} $	-	10	-	S	$\text{V}_{\text{DS}} = 5\text{V}$ , $\text{I}_D = 7\text{A}$
Diode Forward Voltage	$\text{V}_{\text{SD}}$	-	0.75	1.0	V	$\text{V}_{\text{GS}} = 0\text{V}$ , $\text{I}_S = 1\text{A}$
<b>DYNAMIC CHARACTERISTICS (Note 6)</b>						
Input Capacitance	$C_{\text{iss}}$	-	404	-	pF	$\text{V}_{\text{DS}} = 15\text{V}$ , $\text{V}_{\text{GS}} = 0\text{V}$ , $f = 1.0\text{MHz}$
Output Capacitance	$C_{\text{oss}}$	-	52	-	pF	
Reverse Transfer Capacitance	$C_{\text{rss}}$	-	45	-	pF	
Gate Resistance	$R_g$	-	1.51	-	$\Omega$	$\text{V}_{\text{DS}} = 0\text{V}$ , $\text{V}_{\text{GS}} = 0\text{V}$ , $f = 1\text{MHz}$
Total Gate Charge	$Q_g$	-	9.2	-	nC	
Gate-Source Charge	$Q_{gs}$	-	1.2	-	nC	$\text{V}_{\text{GS}} = 10\text{V}$ , $\text{V}_{\text{DS}} = 15\text{V}$ , $\text{I}_D = 5.8\text{A}$
Gate-Drain Charge	$Q_{gd}$	-	1.8	-	nC	
Turn-On Delay Time	$t_{D(on)}$	-	3.41	-	ns	
Turn-On Rise Time	$t_r$	-	6.18	-	ns	$\text{V}_{\text{DD}} = 15\text{V}$ , $\text{V}_{\text{GS}} = 10\text{V}$ , $R_L = 2.6\Omega$ , $R_G = 3\Omega$
Turn-Off Delay Time	$t_{D(off)}$	-	13.92	-	ns	
Turn-Off Fall Time	$t_f$	-	2.84	-	ns	

Notes:

5. Short duration pulse test used to minimize self-heating effect.

6. Guaranteed by design. Not subject to production testing.

## Thermal Characteristics

Characteristic	Symbol	Value	Unit
Total Power Dissipation (Note 3)	$P_D$	1.12	W
Thermal Resistance, Junction to Ambient $T_A = 25^\circ\text{C}$ (Note 3)	$R_{\text{JJA}}$	111	$^\circ\text{C/W}$
Operating and Storage Temperature Range	$T_J$ , $T_{\text{STG}}$	-55 to +150	$^\circ\text{C}$

Notes:

- No purposefully added lead.
- Diodes Inc's "Green" policy can be found on our website at [http://www.diodes.com/products/lead\\_free/index.php](http://www.diodes.com/products/lead_free/index.php).
- Device mounted on FR-4 PCB, with minimum recommended pad layout.
- Repetitive Rating, pulse width limited by junction temperature.

## Electrical Characteristics & Maximum ratings

### C. TPS54528 (U101)


#### General Description

The TPS54528 is an adaptive on-time D-CAP2™ mode synchronous buck converter. The TPS54528 enables system designers to complete the suite of various end-equipment power bus regulators with a cost effective, low component count, low standby current solution. The main control loop for the TPS54528 uses the D-CAP2™ mode control that provides a fast transient response with no external compensation components. The adaptive on-time control supports seamless transition between PWM mode at higher load conditions and Eco-mode™ operation at light loads. Eco-mode™ allows the TPS54528 to maintain high efficiency during lighter load conditions. The TPS54528 also has a proprietary circuit that enables the device to adopt to both low equivalent series resistance (ESR) output capacitors, such as POSCAP or SP-CAP, and ultra-low ESR ceramic capacitors. The device operates from 4.5-V to 18-V VIN input. The output voltage can be programmed between 0.76 V and 6.0 V. The device also features an adjustable soft start time. The TPS54528 is available in the 8-pin DDA package, and designed to operate from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

#### Features

- D-CAP2™ Mode Enables Fast Transient Response
- Low Output Ripple and Allows Ceramic Output Capacitor
- Wide VIN Input Voltage Range: 4.5 V to 18 V
- Output Voltage Range: 0.76 V to 6.0 V

- Highly Efficient Integrated FETs Optimized for Lower Duty Cycle Applications – 65 mΩ (High Side) and 36 mΩ (Low Side)
- High Efficiency, less than 10 µA at shutdown
- High Initial Bandgap Reference Accuracy
- Adjustable Soft Start
- Pre-Biased Soft Start
- 650-kHz Switching Frequency ( $f_{sw}$ )
- Cycle By Cycle Over Current Limit
- Auto-Skip Eco-mode™ for High Efficiency at Light Load



Pin Assignment

### Functional Pin Description

Pin No.	Pin Name	Pin Function
1	EN	Enable Control Input. A logic-high enables the converter; a logic-low forces the IC into shutdown mode reducing the supply current to less than 10µA.
2	FB	Feedback Voltage Input. It is used to regulate the output of the converter to a set value via an external resistive voltage divider. The feedback threshold voltage is 0.765V typically.
3	PVCC	Regulator Output for Internal Circuit. Connect a 1µF capacitor to GND to stabilize output voltage.
4	SS	Soft-Start Time Setting. SS controls the soft-start period. Connect a capacitor from SS to GND to set the soft-start period. A 3.9nF capacitor sets the soft-start period of VOUT to 2.6ms.
5, 9 (Exposed Pad)	GND	Ground. The Exposed pad should be soldered to a large PCB and connected to GND for maximum thermal dissipation.
6	SW	Switch Node. Connect this pin to an external L-C filter.
7	BOOT	Bootstrap Supply for High Side Gate Driver. Connect a 0.1µF or greater ceramic capacitor from BOOT to SW pins.
8	VIN	Power Input. The input voltage range is from 4.5V to 18V. Must bypass with a suitably large ( $\geq 10\mu F \times 2$ ) ceramic capacitor.

## ELECTRICAL CHARACTERISTICS

over operating free-air temperature range,  $V_{IN} = 12\text{ V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
<b>SUPPLY CURRENT</b>							
$I_{VIN}$	Operating - non-switching supply current	$V_{IN}$ current, $T_A = 25^\circ\text{C}$ , $EN = 5\text{ V}$ , $V_{FB} = 0.8\text{ V}$		900	1200	$\mu\text{A}$	
$I_{VINSON}$	Shutdown supply current	$V_{IN}$ current, $T_A = 25^\circ\text{C}$ , $EN = 0\text{ V}$		3.6	10	$\mu\text{A}$	
<b>LOGIC THRESHOLD</b>							
$V_{EN}$	EN high-level input voltage	EN		1.6		V	
	EN low-level input voltage	EN			0.6	V	
<b><math>V_{FB}</math> VOLTAGE AND DISCHARGE RESISTANCE</b>							
$V_{FBTH}$	$V_{FB}$ threshold voltage	$T_A = 25^\circ\text{C}$ , $V_O = 1.05\text{ V}$ , $I_O = 10\text{ mA}$ , Eco-mode™ operation		771		mV	
		$T_A = 25^\circ\text{C}$ , $V_O = 1.05\text{ V}$ , continuous mode operation		757	765	773	mV
		$T_A = -40$ to $85^\circ\text{C}$ , $V_O = 1.05\text{ V}$ , continuous mode operation <sup>(1)</sup>		751	765	779	mV
$I_{VFB}$	$V_{FB}$ input current	$V_{FB} = 0.8\text{ V}$ , $T_A = 25^\circ\text{C}$		0	$\pm 0.15$	$\mu\text{A}$	
<b><math>V_{REGS}</math> OUTPUT</b>							
$V_{REGS}$	$V_{REGS}$ output voltage	$T_A = 25^\circ\text{C}$ , $6.0\text{ V} < V_{IN} < 18\text{ V}$ , $0 < I_{VREGS} < 5\text{ mA}$		5.2	5.5	5.7	V
$V_{LNS}$	Line regulation	$6\text{ V} < V_{IN} < 18\text{ V}$ , $I_{VREGS} = 5\text{ mA}$			25		mV
$V_{LDS}$	Load regulation	$0\text{ mA} < I_{VREGS} < 5\text{ mA}$			100		mV
$I_{VREGS}$	Output current	$V_{IN} = 6\text{ V}$ , $V_{REGS} = 4.0\text{ V}$ , $T_A = 25^\circ\text{C}$		60		mA	
<b>MOSFET</b>							
$R_{DS(on)}$	High side switch resistance	$25^\circ\text{C}$ , $V_{BS(T-SW)} = 5.5\text{ V}$		65		$\text{m}\Omega$	
	Low side switch resistance	$25^\circ\text{C}$		36		$\text{m}\Omega$	
<b>CURRENT LIMIT</b>							
$I_{cl}$	Current limit	$L_{out} = 1.5\text{ }\mu\text{H}^{(1)}$		5.6	6.4	7.9	A

Functional Pin Description & Electrical Characteristics

## D. TPS563200 (U102, U105, U106)

### General Description

The TPS562200 and TPS563200 are simple, easy-to-use, 2 A and 3 A synchronous step-down (buck) converters in SOT-23 package.

The devices are optimized to operate with minimum external component counts and also optimized to achieve low standby current.

These switch mode power supply (SMPS) devices employ D-CAP2 mode control providing a fast transient response and supporting both low equivalent series resistance (ESR) output capacitors such as specialty polymer and ultra-low ESR ceramic capacitors with no external compensation components.

TPS562200 and TPS563200 operate in Advanced Eco-mode, which maintains high efficiency during light load operation. The devices are available in a 6-pin 1.6 x 2.9mm SOT (DDC) package, and specified from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$  of ambient temperature.

### Features

- D-CAP2™ Mode Control with 650-kHz Switching Frequency
- Input Voltage Range: 4.5 V to 17 V
- Output Voltage Range: 0.76 V to 7 V
- Integrated 68-mΩ and 39-mΩ FETs
- Advanced Eco-mode Pulse-skip
- Low Shutdown Current Less than 10  $\mu\text{A}$
- 1% Feedback Voltage Accuracy ( $25^\circ\text{C}$ )
- Startup from Pre-Biased Output Voltage

- Cycle-By-Cycle Hiccup Over-current Limit
- Non-latch OVP, UVLO and TSD Protections
- Fixed Soft Start: 1 ms

## APPLICATIONS


- Digital TV Power Supply
- High Definition Blu-ray Disc™ Players
- Networking Home Terminal
- Digital Set Top Box (STB)

## Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>IN</sub>	Supply input voltage range		4.5	17	V
V <sub>I</sub>	Input voltage range	VBST	-0.1	23	V
		VBST (10 ns transient)	-0.1	26	
		VBST(vs SW)	-0.1	6	
		EN	-0.1	17	
		VFB	-0.1	5.5	
		SW	-1.8	17	
		SW (10 ns transient)	-3.5	20	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

Table 3: Recommended operating conditions



Pin Description

Pin Functions

PIN		DESCRIPTION
NAME	NUMBER	
GND	1	Ground pin Source terminal of low-side power NFET as well as the ground terminal for controller circuit. Connect sensitive VFB to this GND at a single point.
SW	2	Switch node connection between high-side NFET and low-side NFET.
VIN	3	Input voltage supply pin. The drain terminal of high-side power NFET.
VFB	4	Converter feedback input. Connect to output voltage with feedback resistor divider.
EN	5	Enable input control. Active high and must be pulled up to enable the device.
VBST	6	Supply input for the high-side NFET gate drive circuit. Connect a 0.1µF capacitor between VBST and SW pins.

## Electrical Characteristics

over operating free-air temperature range, VIN = 12V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
<b>SUPPLY CURRENT</b>							
$I_{(VIN)}$	Operating – non-switching supply current	$V_{IN}$ current, $T_A = 25^\circ\text{C}$ , $EN = 5\text{V}$ , $V_{FB} = 0.8\text{ V}$	TPS562200	230	330	$\mu\text{A}$	
			TPS563200	190	290		
$I_{(VINSDN)}$	Shutdown supply current	$V_{IN}$ current, $T_A = 25^\circ\text{C}$ , $EN = 0\text{ V}$		3	10	$\mu\text{A}$	
<b>LOGIC THRESHOLD</b>							
$V_{EN(H)}$	EN high-level input voltage	EN		1.6		$\text{V}$	
$V_{EN(L)}$	EN low-level input voltage	EN			0.6	$\text{V}$	
$R_{EN}$	EN pin resistance to GND	$V_{EN} = 12\text{ V}$		225	450	900	$\text{k}\Omega$
<b><math>V_{FB}</math> VOLTAGE AND DISCHARGE RESISTANCE</b>							
$V_{FB(\text{TH})}$	$V_{FB}$ threshold voltage	$T_A = 25^\circ\text{C}$ , $V_O = 1.05\text{ V}$ , $I_O = 10\text{mA}$ , Eco-mode™ operation		772		$\text{mV}$	
		$T_A = 25^\circ\text{C}$ , $V_O = 1.05\text{ V}$ , continuous mode operation		758	765	772	$\text{mV}$
$I_{(VFB)}$	$V_{FB}$ input current	$V_{FB} = 0.8\text{V}$ , $T_A = 25^\circ\text{C}$		0	$\pm 0.1$	$\mu\text{A}$	
<b>MOSFET</b>							
$R_{DS(on)h}$	High side switch resistance	$T_A = 25^\circ\text{C}$ , $V_{BSI} - SW = 5.5\text{ V}$	TPS562200	122		$\text{m}\Omega$	
			TPS563200	68		$\text{m}\Omega$	
$R_{DS(on)l}$	Low side switch resistance	$T_A = 25^\circ\text{C}$	TPS562200	72		$\text{m}\Omega$	
			TPS563200	39		$\text{m}\Omega$	
<b>CURRENT LIMIT</b>							
$I_{od}$	Current limit <sup>(1)</sup>	DC current, $V_{OUT} = 1.05\text{ V}$ , $L_{OUT} = 2.2\ \mu\text{F}$	TPS562200	2.5	3.2	4.3	$\text{A}$
			TPS563200	3.5	4.2	5.3	$\text{A}$
<b>THERMAL SHUTDOWN</b>							
$T_{SDN}$	Thermal shutdown threshold <sup>(1)</sup>	Shutdown temperature		155		$^\circ\text{C}$	
		Hysteresis		35			
<b>OUTPUT UNDERVOLTAGE AND OVERVOLTAGE PROTECTION</b>							
$V_{OVP}$	Output OVP threshold	OVP Detect ( $L > H$ )		125%			
$V_{UVIP}$	Output Hiccup threshold	Hiccup detect ( $H > L$ )		65%			
$t_{UVOPEN}$	Output Hiccup enable delay	Relative to soft-start time		x1.7			
<b>UVLO</b>							
$UVLO$	UVLO threshold	Wake up VIN voltage		3.45	3.75	4.05	$\text{V}$
		Hysteresis VIN voltage		0.13	0.32	0.55	

Pin functions and Electrical Characteristics

## **E. MP8774GO-Z 12A QFN16 (U122)**

### **DESCRIPTION**

The MP8774 is a fully integrated high-frequency, synchronous, rectified, step-down, switch-mode converter with internal power MOSFETs. The MP8774 offers a very compact solution that achieves 12A of continuous output current with excellent load and line regulation over a wide input range. The MP8774 uses synchronous mode operation for higher efficiency over the output current load range.

Constant-on-time (COT) control operation provides very fast transient response, easy loop design, and very tight output regulation.

Full protection features include short-circuit protection (SCP), over-current protection (OCP), under-voltage protection (UVP), and thermal shutdown.

The MP8774 requires a minimal number of readily available, standard, external components and is available in a space-saving QFN-16 (3mmx3mm) package.


### **FEATURES**

- Output Adjustable from 0.6V
- Wide 3V to 18V Operating Input Range
- 12A Output Current
- 16mΩ/5.5mΩ Low  $R_{DS(ON)}$  Internal Power MOSFETs
- 100µA Quiescent Current
- High-Efficiency Synchronous Mode Operation
- Pre-Biased Start-Up
- Fixed 700kHz Switching Frequency
- External Programmable Soft Start-Up Time
- Enable (EN) and Power Good (PG) for Power Sequencing
- Over-Current Protection (OCP) and Hiccup
- Thermal Shutdown
- Available in a QFN-16 (3mmx3mm) Package

### **APPLICATIONS**

- Security Cameras
- Portable Devices, XDSL Devices
- Digital Set-Top Boxes
- Flat-Panel Television and Monitors
- General Purpose

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.



Pin Assignment

## PIN FUNCTIONS

Package Pin #	Name	Description
1, 15	NC	<b>No connection.</b> NC must be left floating.
2	BST	<b>Bootstrap.</b> Connect a capacitor between SW and BST to form a floating supply across the high-side switch driver. A BST resistor less than $4.7\Omega$ is recommended.
3	EN	<b>Enable.</b> Pull EN high to enable the MP8774. When floating, EN is pulled down to GND and disabled by an internal $3.3\text{M}\Omega$ resistor.
4	FB	<b>Feedback.</b> FB sets the output voltage when connected to the tap of an external resistor divider between output and GND.
5	AGND	<b>Signal ground.</b> AGND is not connected to the system ground internally. Ensure that AGND is connected to the system ground in the PCB layout.
6	SS	<b>Soft start.</b> Connect a capacitor across SS and GND to set the soft-start time to avoid inrush current at start-up.
7	PG	<b>Power good output.</b> The output of PG is an open drain. PG changes state if UVP, OCP, or OV occurs.
8	VIN	<b>Supply voltage.</b> The MP8774 operates from a 3 - 18V input rail. A capacitor (C1) is needed to decouple the input rail. Use a wide PCB trace to make the connection.
9 - 13	PGND	<b>System ground.</b> PGND is the reference ground of the regulated output voltage. PGND requires careful consideration during the PCB layout. PGND is recommended to be connected to GND with coppers and vias.
14	VCC	<b>Internal bias supply output.</b> Decouple VCC with a $1\mu\text{F}$ capacitor. Place the VCC capacitor close to VCC and GND.
16	SW	<b>Switch output.</b> Connect SW with a wide PCB trace.

## BLOCK DIAGRAM




Figure 1: Functional Block Diagram

## ELECTRICAL CHARACTERISTICS <sup>(6)</sup>

$V_{IN} = 12V$ ,  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ , typical value is tested at  $T_J = +25^{\circ}C$ , unless otherwise noted.

Parameter	Symbol	Condition	Min	Typ	Max	Units
Input voltage range	$V_{IN}$		3		18	V
<b>Supply Current</b>						
Supply current (shutdown)	$I_{IN}$	$V_{EN} = 0V$			5	$\mu A$
Supply current (quiescent)	$I_Q$	$V_{EN} = 2V$ , $V_{FB} = 0.65V$		100	150	$\mu A$
<b>MOSFET</b>						
HS switch on resistance	$H_{SRDS(ON)}$	$V_{BST-SW} = 3.3V$		16		$m\Omega$
LS switch on resistance	$L_{SRDS(ON)}$	$V_{CC} = 3.3V$		5.5		$m\Omega$
Switch leakage	$SW_{LKG}$	$V_{EN} = 0V$ , $V_{SW} = 17V$ , $T_J = 25^{\circ}C$			1	$\mu A$
<b>Current Limit and ZCD</b>						
Valley current limit	$I_{LIMIT\_VY}$		12	14		A
Short hiccup duty cycle <sup>(7)</sup>	$D_{HICCUP}$			10		%
ZCD	$I_{ZCD}$			200		mA
<b>Switching Frequency and Minimum On/Off Timer</b>						
Switching frequency	$F_S$		600	700	800	kHz
Minimum on time <sup>(7)</sup>	$T_{ON\ MIN}$			50		ns
Minimum off time <sup>(7)</sup>	$T_{OFF\ MIN}$			100		ns
<b>Reference and Soft Start</b>						
Feedback voltage	$V_{FB}$	$T_J = 25^{\circ}C$	594	600	606	mV
Feedback current		$T_J = -40^{\circ}C$ to $+125^{\circ}C$	591	600	609	
Soft-start current	$I_{SS\_START}$		4	6	8	$\mu A$
<b>Enable and UVLO</b>						
EN rising threshold	$V_{EN\ RISING}$		1.1	1.25	1.4	V
EN falling threshold	$V_{EN\ FALLING}$		0.9	1	1.1	V
EN pull-down resistor	$R_{EN\_PD}$			1.2		$M\Omega$
<b>VCC</b>						
VCC under-voltage lockout threshold rising	$V_{CCVTH}$		2.6	2.8	3	V
VCC under-voltage lockout threshold	$V_{CCHYS}$			350		mV
VCC regulator	$V_{CC}$			3.4		V
VCC load regulation	$Reg_{VCC}$	$I_{CC} = 5mA$		3		%

## ELECTRICAL CHARACTERISTICS <sup>(6)</sup> (continued)

$V_{IN} = 12V$ ,  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ , typical value is tested at  $T_J = +25^{\circ}C$ , unless otherwise noted.

Parameter	Symbol	Condition	Min	Typ	Max	Units
<b>Power Good</b>						
Power good UV rising threshold	$PGUV_{VTH\_HI}$		0.85	0.9	0.95	$V_{FB}$
Power good UV falling threshold	$PGUV_{VTH\_LO}$		0.75	0.80	0.85	$V_{FB}$
Power good OV rising threshold	$PGOV_{VTH\_HI}$		1.15	1.2	1.25	$V_{FB}$
Power good OV falling threshold	$PGOV_{VTH\_LO}$		1.05	1.1	1.15	$V_{FB}$
Power good delay	$PG_{TD}$	Both edge		50		$\mu s$
Power good sink current capability	$V_{PG}$	Sink 4mA			0.4	V
Power good leakage current	$I_{PG\_LEAK}$	$V_{PG} = 5V$			10	$\mu A$
<b>Thermal Protection</b>						
Thermal shutdown <sup>(7)</sup>	$T_{SD}$			150		$^{\circ}C$
Thermal hysteresis <sup>(7)</sup>	$T_{SD-HYS}$			20		$^{\circ}C$

### NOTES:

- 6) Guaranteed by over-temperature correlation, not tested in production.
- 7) Guaranteed by design and characterization test.

## 6. MICROCONTROLLER

### MTK G31 (U108)

#### Description

The MT9685LAAJAC is MediaTek's latest SOC solution for UHD smart TV. Based on MediaTek's advanced technologies, the MT9685LAAJAC is integrated with the high-quality video processor which satisfies a variety of customer's requests for image quality to develop the state-of-the-art DTV system. The multi-core CPUs and GPUs deliver high performance for modern Linux and Android TVs. The up-to-date ARM and Mali architecture ensures the best software compatibility. Applications, such as HTML5, Java, Flash, and so on, are implemented with less efforts.

The MediaTek Professional PQ Engine includes all of MediaTek's most advanced color-tuning tools. MediaTek unique color processor with specially-designed color remapping systems assist System-developers to identify PQ characteristics of all the range of panel models quickly and easily. Moreover, MediaTek's innovated UltraClear video processor adopts the new technology for multi-frame video recovery so that contents or details can be restored perfectly and the noises or artifacts from broadcasting or internet can be eliminated.

The MT9685LAAJAC for DTV/MM/OTT applications into a single device, reducing the overall system BOM cost. With versatile peripheral connectivity ports, like HDMI, USB, Ethernet, CVBS, etc., the MT9685LAAJAC can serve as a high-quality media center in home entertainment field.

To meet the increasingly popular energy legislative requirements without the use of additional hardware, the MT9685LAAJAC has an ultra-low power standby mode during which an embedded MCU can act upon standby events and wake up the system as required.

## Features

### **1 FEATURES**

*MT9685LAAJAC is a highly integrated smart TV solution, which supports LVDS/Vby1 output, DTV channel decoding, MPEG decoding, and security OS. MT9685LAAJAC serves full functions of multi-media centers with a high performance CPU, GPU, and AV CODEC/security engines.*

*Key features includes:*

- 1. *Combo Front-End Demodulators*
  - 2. *Advanced Multi-Core CPU and 3D GPU*
  - 3. *3D Formatter Engine*
  - 4. *Multi-Standard A/V Format Decoder*
  - 5. *MediaTek High Performance Video Processor and MediaTek Professional PQ Engine*
  - 6. *Home Theater Sound Processor*
  - 7. *Internet and Variety of Connectivity Support*
  - 8. *Peripheral and Power Management*
  - 9. *Robust and Efficient Security Engine*
  - 10. *Full Multi-Media Decoders Including HEVC Decoder Supporting up to UHD/60fps Resolution*
- 
- **High Performance Micro-processor**
    - ARM Advanced Multi-Core Cortex CPU
    - 32KB/32KB I/D cache
    - 512KB L3 cache
    - Supports Neon instruction sets
  - **3D Graphic GPU**
    - ARM Advanced Multi-Core Mali GPU
    - Vulkan 1.1
    - Supports OpenGL ES 3.2/2.0/1.1
    - Supports OpenCL 2.0
    - Supports DirectX 11 FL9\_3
    - Supports rendering size up to UHD
  - **Transport Stream De-multiplexer**
    - Supports two parallel and one serial TS inputs interfaces, with or without sync signal
    - Supports one of TS PAD is programmable TS input/output
    - Supports external demodulators
    - TS data rate is 140Mbit/s for serial and 56MByte/s for parallel
    - 128 general purpose PID filters and 128 section filters for all transport stream de-multiplexer
    - Supports additional audio/video/PCR filters
    - Supports time-shift
    - Supports 3DES/DES and AES encryption/decryption
  - **MPEG-2 Video Decoder**
    - ISO/IEC 11172-2 MPEG-1 video format decoding
    - ISO/IEC 13818-2 MPEG-2 video MP@HL and HD level
    - Supports resolution up to HDTV (1080p60, 1080i, 720p) and SDTV
    - Supports dual stream decoding for 3D content
    - Supports for FHDp60 2x fast forwarding playback
  - **MPEG-4 Video Decoder**
    - ISO/IEC 14496-2 MPEG-4 ASP video decoding up to HD level
    - Supports resolutions up to HDTV (1080p@60fps)
    - Supports FLV version1 video format decoding
    - Supports dual stream decoding for 3D content

- **H.264 Decoder**
  - ITU-T H.264, ISO/IEC 14496-10 (main and high profile up to level 5.2) video decoding
  - Supports resolution up to 4096x2160@60fps
  - Supports bitrate up to 135Mbps
  - Supports resolutions for all DVB, ATSC, HDTV, DVD and VCD
  - Supports SVAF 2ES (for Dual Decode)
  - Supports MVC 3D decoding upto 1080p@60fps
- **VP8 Decoder**
  - Supports Google VP8 decoder
  - Supports resolution up to 1920x1080@60fps
  - Supports maximum bitrate upto 50Mbps
- **VP9 Decoder**
  - Supports Google VP9 decoder
  - Supports 4:2:0 subsampling and 8bit/10bit color depth
  - Supports max resolution and frame rate 4096x2160@60fps
  - Supports max bitrate upto 100Mbps
- **AV1 Video Decoder**
  - Supports AV1 video decoding
  - Supports Main profile, level 5.1
  - Supports 8-bit/10-bit color depth
  - Supports resolution up to 4096x2304@60fps
  - Supports max bitrate up to 100Mbps
- **HEVC (H.265) Decoder**
  - Supports HEVC/H.265 video decoding
  - Supports Main/Main-10 profile, and Scalable Main/Scalable Main-10 profile, level 5.1, high tier
  - Supports 8-bit/10-bit color depth
  - Supports resolution up to 4096x2160@60fps, or 4096x2160@60fps+1920x1080@60fps for Dolby Vision
  - Supports max bitrate upto 100Mbps
- **H.264 Encoder<sup>Optional</sup>**
  - Supports H.264 encoding, Main Profile, level 4.1
  - Maximum output frame-rate/resolution: 1920x1080@30fps, 1280x720@60fps
  - Supports MVs: 16x16, 16x8, 8x16, 8x4, 4x8, 4x4
  - Supports up to quarter-pel
  - Supports up to two reference frames
- **Hardware JPEG Decoder**
  - Supports upto 1920x1080@30fps, 1280x720@60fps
  - Supports formats: 422/411/420/444/422T
  - Supports scaling down ratios: 1/2x1/2, 1/4x1/4, 1/8x1/8
  - Supports both color and grayscale pictures
  - Supports sequential mode, single scan
  - Supports programmable Region of Interest (ROI)
  - Following the file header scan the hardware decoder fully handles the decode process
- **VC-1 Video Decoder**
  - Supports SMPTE-421M (VC1 video) decoding up to AP@L3 (2048x1024p60)
  - Supports dual stream decoding for 3D content
- **NTSC/PAL/SECAM Video Decoder**
  - Supports NTSC-M, NTSC-J, NTSC-4.43, PAL (B, D, G, H, M, N, I, Nc), and SECAM standards
  - Automatic standard detection
  - Motion adaptive 3D comb filter
  - Supports CVBS & Y/C S-video inputs
  - Supports V-chip

#### ■ Multi-Standard TV Sound Processor

- Supports BTSC/A2 demodulation
- Supports FM/AM demodulation
- Supports MTS Mode Mono/Stereo/SAP in BTSC mode
- Supports Mono/Stereo/Dual in A2 mode
- Built-in audio sampling rate conversion (SRC)
- Audio processing for loudspeaker channel, including volume, balance, mute, tone, EQ, virtual stereo/surround and treble/bass controls
- Advanced sound processing options available, for example: Dolby<sup>1</sup>, DTS<sup>2</sup>, DBX-TV<sup>3</sup>
- Supports digital audio format : MPEG-1, MPEG-2 (Layer I/II), MP3, AAC-LC, HE-AAC, WMA, WMA9 Pro
- Supports Multi-stream programs: Dolby MS12-B Optional, Dolby MS12-D Optional, Dolby MS12-Y Optional, Dolby MS12-Z Optional, and DTS M6 Optional, DTS M6 multistream decoder/encoder
- Supports Audio Description
- Supports MPEG audio encoding
- Supports time-shifting PVR
- Supports programmable delay for audio/video synchronization

#### ■ Audio Interface

- One L/R audio line-input
- One L/R output for main speaker or additional line-output
- Supports stereo headphone driver
- I<sup>2</sup>S digital audio output and input
- S/PDIF digital audio output and input
- Supports HDMI receiver ARC function
- Supports PDM input for 2/4 channels digital microphone

#### ■ Analog RGB Compliant Input Ports

- Two analog ports support up to 1080P
  - Supports PC RGB input up to SXGA@75Hz
  - Supports HDTV RGB/YPbPr/YCbCr
  - Supports Composite Sync and SOG Sync-on-Green
  - Automatic color calibration
- #### ■ Analog RGB Auto-Configuration & Detection
- Auto input signal format and mode detection
  - Auto-tuning function including phasing, positioning, offset and gain configuration
  - Sync Detection for H/V Sync

<sup>1</sup> Trademark of Dolby Laboratories

<sup>2</sup> Trademark of DTS, Inc.

Optional Please see Ordering Guide for details

<sup>3</sup> Trademark of DBX-TV, Inc.

- **DVI/HDCP/HDMI Compliant Input Ports**
  - Four HDMI/DVI input ports
  - HDMI 2.0b/1.4b Compliant
  - HDMI 2.1
    - Max bit rate upto 6Gbps in TMDS
    - VRR and Dynamic HDR EM packet
  - MediaTek iSwitch for fast HDMI switching
  - HDCP 2.2/1.4 Compliant
  - Supports HDMI CEC
  - Supports HDMI ARC/eARC TX
  - Robust receiver with excellent long-cable support
- **MediaTek High Performance Video Processor**
  - Video Processing Engine
    - Supports up to 4K UHD@60p
    - 10/12-bit Internal Data Processing
    - Arbitrary Frame Rate Conversion
    - Video Care Technology
      - Video Line Broken Artifact Detection and Removal
      - Video Detection & Repairing Technology for Lousy Inputs such as Internet Streaming
  - Fully Programmable Multi-Function Scaling Engine
    - High-Quality Filters with Programmable Parameter
    - An advanced Zoom Algorithm providing Aliasing/Ringing Suppression
    - Nonlinear Video Scaling supports various modes including Panorama
    - Supports Dynamic Scaling for VC-1
    - Fully Programmable Zoom Ratios for Up/Down Scaling
    - Independent Horizontal and Vertical Zoom
  - Deinterlacer
    - Advanced Motion Compensated Video Deinterlacing with Motion Object Stabilizer
    - Motion De-Flickering
    - Motion Adaptive Deinterlacer
    - Edge-Oriented Deinterlacer with Edge Smoothing and Artifact Removal
  - Automatic 3:2/2:2/M:N Pull-Down Detection and Recovery
  - MediaTek Genuine 3D
    - Supports Mandatory 3D Format
  - Motion Frame Rate Conversion
    - Supports Frame Repeat Frame Rate Conversion
    - Supports 4K Motion Compensated Frame Rate Conversion
    - Advanced Halo Reduction
    - Automatic Film-Mode Detection/Film Judder Cancellation
    - Search Range: Big H and V search range to handle fast motion
    - Supports Logo Detection and Protection
    - Supports Small Object Detection and Protection
    - Supports LetterBox
  - Backlight Technology
    - Supports Direct and Edge Types Local Dimming
    - Programmable Light Spread Profile
    - Content Adaptive LCD Backlight Control
    - High Dynamic Range
      - Supports SMPTE ST-2084/ST-2086
      - Supports ARIB STD-B67(Hybrid Log Gamma)/BT.2100
      - Supports 2094-40 (HDR10 plus)<sup>optional</sup>
      - Supports ITU-R BT.2100
      - Ultra HD Premium Ready
      - Dolby Vision
  - Response Time Compensation
    - Supports Overdrive Technology

- MediaTek Professional PQ Engine
  - UltraClear
    - MPEG Artifact Removal
      - ◊ Advanced Adaptive Block Noise Reduction
      - ◊ Advanced Mosquito Noise Cancellation
      - ◊ Supports DCR Engine
    - UltraClear Noise Reduction
      - ◊ Ultimate 3D Motion-Compensated Temporal Filtering
      - ◊ Auto Noise Estimation
    - 3D Noise Reduction
      - ◊ 3D Temporal Noise Reduction for Lousy Air/Cable Input
  - S-Powers
    - Video Enhancement Processor
      - ◊ Advanced 3D Independent Multi-Band Control Sharpness Technology
      - ◊ Advanced Video Enhancement Algorithm provides Aliasing/Ringing Suppression
      - ◊ Advanced Chroma Transient Improvement
      - ◊ Supports Luma Transient Improvement
    - Super Resolution
      - ◊ Local Detail Enhancement
      - ◊ SuperiorClear Multi-Directional Anti-Aliasing and Jagged Compensation Technology
      - ◊ SuperiorClear Enhance Management
  - MACE
    - MediaTek Advanced Color Engine
      - ◊ MediaTek Graffito Color Manager
      - ◊ Color Stain Removal Technology
    - Standard Color Format and Processing
      - ◊ Fully Programmable Input/Output CSC
      - ◊ BT601, BT709, BT2020 (CL/NCL)
      - ◊ xvYCC601, xvYCC709
      - ◊ AdobeRGB, AdobeYCC601
      - ◊ sRGB, sYCC601
      - ◊ Fully Programmable 12-bit RGB Gamma
    - Gamut Mapping
      - ◊ Nonlinear/Linear RGB Domain Gamut Mapping
      - ◊ Supports 2D Gamut Mapping
      - ◊ Supports 3D Gamut Mapping
    - Luce
      - Contrast Enhancement
        - ◊ Real-Time Content Adaptive Contrast Enhancement with Chroma Compensated
        - ◊ Ultra Contrast Dimming
      - SDR to HDR

- **Output Interface**
  - Single/Dual link 8-bit/10-bit LVDS output
  - Supports panel resolution up to Full HD 1920x1080@60Hz (LVDS 2ch)
  - 8-lane 8-bit/10-bit Vby1 output (configurable width: 2/4/8 lane)
  - Supports panel resolution up to Ultra HD @60Hz (Vby1 8 lane)
  - Supports OSD bypass to MTK FRC 120Hz/240Hz chip<sup>Optional</sup>
  - Supports TCON:EPI interface, panel resolution up to Ultra HD@60Hz
  - Supports TCON:CMPI interface, panel resolution up to Ultra HD@60Hz
  - Supports TCON:ISP interface, panel resolution up to Ultra HD@60Hz
  - Supports TCON:CHPI interface, panel resolution up to Ultra HD@60Hz
  - Supports TCON:CEDS interface, panel resolution up to Ultra HD@60Hz
  - Supports TCON:CSPI interface, panel resolution up to Ultra HD@60Hz
  - Supports TTL output, update to 1920x1080@60Hz
  - Supports programmable timing controller
  - Supports dithering options
  - Spread spectrum output frequency for EMI suppression
  - Supports 60Hz 3D polarized panel (line interleave)
  - Supports Cinema output mode
- **CVBS Video Encoder**
  - Supports all NTSC/PAL TV Standard
  - Stand-alone scaling engine (no vertical scaling up)
  - Programmable Hue, Contrast, Brightness
  - Supports WSS output
- **CVBS Video Output**
  - Allows CVBS output of digital content to SCART
- **2D Graphics Engine**
  - Hardware Graphics Engine for responsive interactive applications
  - Supports line draw, rectangle draw/fill and text draw
  - Supports BitBlt, Stretch BitBlt, Italic BitBlt, Mirror BitBlt and Rotate BitBlt
  - Supports alpha-blending operation
  - Supports source/destination color key and alpha key
  - Supports dither
  - Supports color format conversion and format transformation
  - Raster Operation (ROP)
  - Supports DFB and Porter-Duff operation
- **VIF Demodulator**
  - Compliant with NTSC M/N, PAL B, G/H, I, D/K, SECAM L/L' standards
  - Supports low IF architecture
  - Audio/Video internal dual-path processor
  - Locking range improvement

- **ATSC/QAM Demodulator**
  - ATSC A/53 compliant 8VSB
  - ITU-T J.83 Annex B, SCTE DVS-031 compliant 64/256QAM receiver
  - 2010 - A74 compliant
  - All digital demodulation and timing recovery loops for tracking frequency and clock offset
  - Automatic co-channel and adjacent channel interference suppression
  - Impulse-Noise suppression
  - Integrated deinterleaver RAM for Level 1 J=1 and Level 2 J=1,2,3,4
  - Supports LIF interfaces
- **DVB-C Demodulator**
  - Compliant with ITU J.83 Annex A/C DVB-C (EN 300 429)
  - Supports 1-7.2 M Baud symbol rate
  - Automatic blind channel scan (constellation and symbol rate)
  - Supports LIF interfaces
  - IIS performance improvement
- **DVB-T Demodulator**
  - Compliant with DVB-T (ETSI EN 300 744)
  - Nordig 2.2.2, D-book 7.0 compliant
  - Accept low IF inputs in 6, 7, 8MHz channel bandwidths
  - Supports all guard intervals (1/32 to 1/4)
  - Supports all constellations (QPSK, 16-QAM, 64-QAM)
  - Ultra fast automatic blind UHF/VHF channel scan
  - Optimized for SFN channels with pre/post-cursive echoes inside/outside the guard
  - Phase-Noise suppression
  - Impulse-Noise suppression
  - All digital demodulation and timing recovery loops for tracking frequency and clock offset
  - Automatic co-channel and adjacent channel interference suppression
  - CNR performance improvement
  - Outside-GI performance improvement
- **DVB-T2 Demodulator**
  - Compliant with DVB-T2 (ETSI EN 302 755) v1.3.1, T2-base & T2-Lite profile
  - Nordig Unified 2.2.2, D-Book 7.0 compliant
  - Supports all guard intervals (1/128 to 1/4)
  - Supports all FFT modes from 1K to 32K
  - Supports all long and short block code rates (1/2, 3/5, 2/3, 3/4, 4/5, 5/6, 2/5, 1/3)
  - Supports all constellations (QPSK, 16-QAM, 64-QAM, 256-QAM)
  - Transmit diversity (MISO) support
  - Supports all scattered pilot patterns (PP1 to PP8)
  - Supports rotated and non-rotated constellations
  - Supports single and multiple PLPs
  - Accept low IF inputs in 1.7, 5, 6, 7, 8MHz channel bandwidths
  - All digital demodulation and timing recovery loops for tracking frequency and clock offset
  - Automatic co-channel and adjacent channel interference suppression
  - Impulse-Noise suppression
  - Outside GI improvement
  - Locking time improvement
- **DVB-S Demodulator**
  - Compliant with DVB-S (ETSI EN 300 421)
  - Data Rate: 1-70 Msps
  - Code Rates: 1/2, 2/3, 3/4, 5/6, 7/8
  - Carrier frequency acquisition range: 5MHz
  - Fast automatic blind scan of symbol rates and carrier frequencies
  - Equalizer compensates for channel impairment
  - DiSEqC™ 2.0 compatible with LNB controller
  - Automatic co-channel and adjacent channel interference suppression
  - Impulse-Noise suppression
  - All digital demodulation and timing recovery loops for tracking frequency and clock offset

- Novel carrier recovery algorithms for tracking and compensating large phase noises
  - Supports Automatic FEC and Modulation
  - Integrated FEC decoders for near Shannon limit performances
  - Integrated signal quality and BER monitors
  - Improved CNR performance
- DVB-S2 Demodulator
- Compliant with DVB-S2 (ETSI EN 302 307)
  - Data Rate: 1-70 Msps for QPSK , 8PSK, 16APSK, 1-57 Msps for 32APSK
  - Constellations: QPSK , 8PSK , 16APSK and 32APSK
    - QPSK Code Rates: 1/2, 3/5, 2/3, 3/4, 4/5, 5/6, 8/9, 9/10
    - 8PSK Code Rates: 3/5, 2/3, 3/4, 5/6, 8/9, 9/10
    - 16APSK Code Rates: 2/3, 3/4, 4/5, 5/6, 8/9, 9/10
    - 32APSK Code Rates: 3/4, 4/5, 5/6, 8/9, 9/10
  - Supports CCM and VCM
  - Supports Single Transport Stream and Multiple Transport Streams
  - Roll-off factors for pulse shaping: 0.2, 0.25, and 0.35
  - Carrier frequency acquisition range: 5MHz
  - Fast automatic blind scan of symbol rates and carrier frequencies
  - Equalizer compensates for channel impairment
  - DiSEqC<sup>TM 2.0</sup> compatible with LNB controller
- DVB-S2X Demodulator
- Compliant with DVB-S2 Extensions (ETSI EN 302 307-2, Broadcast services except for Channel Bonding)
  - Data Rate: 1-70 Msps for QPSK , 8PSK, 8APSK-L, 16APSK, 16APSK-L, 1-57 Msps for 32APSK, and 32APSK-L
  - Constellations: QPSK , 8PSK, 8APSK-L, 16APSK, 16APSK-L, 32APSK, and 32APSK-L
    - QPSK Code Rates: 1/4, 1/3, 2/5, 1/2, 3/5, 2/3, 3/4, 4/5, 5/6, 8/9, 9/10, 13/45, 9/20, 11/20
    - 8PSK Code Rates: 3/5, 2/3, 3/4, 5/6, 8/9, 9/10, 23/36, 25/36, 13/18
    - 8APSK-L Code Rates: 5/9, 26/45
    - 16APSK Code Rates: 2/3, 3/4, 4/5, 5/6, 8/9, 9/10, 26/45, 3/5, 28/45, 23/36, 25/36, 13/18, 7/9, 77/90
    - 16APSK-L Code Rates: 5/9, 8/15, 1/2, 3/5, 2/3
    - 32APSK Code Rates: 3/4, 4/5, 5/6, 8/9, 9/10, 32/45, 11/15, 7/9
    - 32APSK-L Code Rates: 2/3

- Supports CCM and VCM
  - Supports Single Transport Stream and Multiple Transport Streams
  - Roll-off factors for pulse shaping: 0.05, 0.1, 0.15, 0.2, 0.25, and 0.35
  - Carrier frequency acquisition range: 5MHz
  - Fast automatic blind scan of symbol rates and carrier frequencies
  - Equalizer compensates for channel impairment
  - DiSEqC™ 2.0 compatible with LNB controller
  - Automatic co-channel and adjacent channel interference suppression
  - Impulse-Noise suppression
  - All digital demodulation and timing recovery loops for tracking frequency and clock offset
  - Novel carrier recovery algorithms for tracking and compensating large phase noises
  - Supports Automatic FEC and Modulation
  - Integrated FEC decoders for near Shannon limit performances
  - Integrated signal quality and BER monitors
- Connectivity
- Three USB 2.0 host ports
  - USB architecture designed for efficient support of external storage devices in conjunction with off air broadcasting
  - Embedded 10/100 Ethernet PHY
  - Supports Ethernet Wake-On-Lan
- Miscellaneous
- DRAM interface supports DDR3
  - Supports PVR
  - Parallel interface for external parallel eMMC flash and NAND flash support
  - Power control module with ultra low power MCU available in standby mode
  - 542-ball BGA package

MEDIATEK CONFIDENTIAL

Parameter	Symbol	Min	Typ	Max	Unit
3.3V Supply Voltages	V <sub>VDD_33</sub>		TBD		V
1.5V Supply Voltages (DDR3)	V <sub>VDD_15</sub>		TBD		V
Core Supply Voltages	V <sub>VDD_core</sub>		TBD		V
CPU Supply Voltages	V <sub>VDD_cpu</sub>		TBD		V
Ambient Operating Temperature	T <sub>A</sub>	0		70	°C
Junction Temperature	T <sub>J</sub>			125	°C

Recommended operating condition

## 7. 8 GB eMMC

### SAMSUNG eMMC 8GB KLM8G1GETF-B041 BGA153 (U128)

#### Description

SAMSUNG eMMC is an embedded MMC solution designed in a BGA package form. eMMC operation is identical to a MMC device and therefore is a simple read and write to memory using MMC protocol v5.1 which is an industry standard. eMMC consists of NAND flash and a MMC controller. 3V supply voltage is required for the NAND area (VDD or VCC) whereas 1.8V or 3V dual supply voltage (VDD or VCCQ) is supported for the MMC controller. SAMSUNG eMMC supports HS400 in order to improve sequential bandwidth, especially sequential read performance. There are several advantages of using eMMC. It is easy to use as the MMC interface allows easy integration with any microprocessor with MMC host. Any revision or amendment of NAND is invisible to the host as the embedded MMC controller insulates NAND technology from the host. This leads to faster product development as well as faster times to market. The embedded flash management software or FTL(Flash Transition Layer) of eMMC manages Wear Leveling, Bad Block Management and ECC. The FTL supports all features of the Samsung NAND flash and achieves optimal performance.

#### Key Features

- Embedded MultiMediaCard Ver. 5.1 compatible.
- SAMSUNG eMMC supports features of eMMC5.1 which are defined in JEDEC Standard
  - Major Supported Features : HS400, Field Firmware Update, Cache, Command Queuing, Enhanced Strobe Mode, Secure Write Protection, Partition types
  - Non-supported Features : Large Sector Size (4KB)
- Backward compatibility with previous MultiMediaCard system specification (1bit data bus, multi-eMMC systems)
- Data bus width : 1bit (Default), 4bit and 8bit
- MMC I/F Clock Frequency : 0 ~ 200MHz  
MMC I/F Boot Frequency : 0 ~ 52MHz
- Temperature : Operation (-25°C ~ 85°C), Storage without operation (-40°C ~ 85°C)

Power : Interface power → VCCQ(1.70V ~ 1.95V), Memory power → VCC(2.7V~ 3.6V)

Item	Min	Max	Unit
V <sub>CCQ</sub>	1.70	1.95	V
V <sub>CC</sub>	2.7	3.6	V
V <sub>SS</sub>	-0.5	0.5	V

Table: Supply Voltage

## 8. USB INTERFACE

### USB POWER SWITCH ADJ SAFE TPS25221 SOT23-6 (U117-U109)


#### 1 Features

- 2.5-V to 5.5-V V<sub>OPERATING</sub>
- Pin-to-Pin with TI Switch Portfolio
- 2-A I<sub>CONT\_MAX</sub>
- 0.277-A to 2.7-A Adjustable I<sub>LIMIT</sub> ( $\pm 10\%$  at 2.7 A)
- 70-mΩ (typical) R<sub>ON</sub>
- 2-μs Short Circuit Response
- 8-ms Fault Reporting Deglitch
- Reverse Current Blocking (when disabled)
- Built-In Soft Start
- UL 60950 and UL 62368 Recognition Pending
- 15-kV ESD Protection per IEC 61000-4-2 (with external capacitance)

#### 2 Applications

- USB Ports/Hubs, Laptops, Desktops
- High-Definition Digital TVs
- Set Top Boxes
- Optical Socket Protection

#### Pin Configuration and Functions



#### Pin Functions

PIN			I/O	DESCRIPTION
NAME	SOT-23	WSON		
IN	1	6	I	Input voltage and power switch drain; connect a 0.1 μF or greater ceramic capacitor from IN to GND close to IC
GND	2	5	--	Ground connection
EN	3	4	I	Enable input, logic high/low turns on power switch
FAULT	4	3	O	Active-low open-drain output, asserted during over-current, or over-temperature conditions
ILIM	5	2	O	External resistor used to set current limit threshold
OUT	6	1	O	Power switch output, connect to load
Thermal Pad	--	PAD	--	Internally connected to GND; used to heat-sink the part to the circuit board traces. Connect thermal pad to GND pin externally.

## 7.5 Electrical Characteristics

over recommended operating conditions,  $V_{EN} = V_{IN}$ ,  $R_{FAULT} = 10 \text{ k}\Omega$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>POWER SWITCH</b>					
$r_{DS(on)}$	DBV package, $T_J = 25^\circ\text{C}$	70	80		mΩ
	DBV package, $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$			110	
	DRV package, $T_J = 25^\circ\text{C}$	70	92		
	DRV package, $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$			122	
$t_r$	$V_{IN} = 5.5 \text{ V}$		0.55	0.95	ms
	$V_{IN} = 2.5 \text{ V}$		0.35	0.62	
$t_f$	$V_{IN} = 5.5 \text{ V}$		0.24	0.3	
	$V_{IN} = 2.5 \text{ V}$		0.22	0.28	
<b>ENABLE INPUT EN OR EN̄</b>					
Enable pin turn on/off threshold		0.8	1.6		V
$I_{EN}$	$V_{EN} = 0 \text{ V}$ or $5.5 \text{ V}$	-0.5	0	0.5	μA
$t_{on}$	$C_L = 1 \mu\text{F}$ , $R_L = 100 \Omega$ , (see <a href="#">Fig. 2</a> )			3	ms
$t_{off}$	$C_L = 1 \mu\text{F}$ , $R_L = 100 \Omega$ , (see <a href="#">Fig. 2</a> )			0.7	ms
<b>CURRENT LIMIT</b>					
$I_{os}$	$R_{ILIM} = 20 \text{ k}\Omega$	$T_J = 25^\circ\text{C}$	2585	2720	2850
		$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	2560		2880
	$R_{ILIM} = 30 \text{ k}\Omega$	$T_J = 25^\circ\text{C}$	1710	1820	1930
		$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	1700		1945
$I_{os}$	$R_{ILIM} = 80 \text{ k}\Omega$	$T_J = 25^\circ\text{C}$	630	690	755
		$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	610		790
	$R_{ILIM} = 210 \text{ k}\Omega$	$T_J = 25^\circ\text{C}$	220	275	330
		$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	210		370
$t_{ios}$	$V_{IN} = 5 \text{ V}$ (see <a href="#">Fig. 4</a> )		1.5		μs
<b>SUPPLY CURRENT</b>					
$I_{SD}$	$V_{IN} = 5.5 \text{ V}$ , No load on OUT, $V_{EN} = 0 \text{ V}$ , $R_{ILIM} = 20 \text{ k}\Omega$	0.02	0.5		μA
$I_{SE}$	$V_{IN} = 5.5 \text{ V}$ , No load on OUT, $R_{ILIM} = 20 \text{ k}\Omega$	75	90		μA
<b>UNDERVOLTAGE LOCKOUT</b>					
UVLO	$V_{IN}$ rising	2.37	2.47		V
Hysteresis, IN	$T_J = 25^\circ\text{C}$	45			mV
<b>FAULT FLAG</b>					
$V_{OL}$	$I_{FAULT} = 1 \text{ mA}$			180	mV
Off-state leakage	$V_{FAULT} = 5.5 \text{ V}$			0.5	μA
FAULT deglitch	FAULT assertion or de-assertion due to overcurrent condition	6	8	12	ms
<b>THERMAL SHUTDOWN</b>					
Thermal shutdown threshold		165			°C
Thermal shutdown threshold in current-limit		145			°C
Hysteresis		20			°C

## 9. CI INTERFACE

17MB185 Digital CI ve Smart Card Interface Block diagram:




Figure: CI interface

## 10. SOFTWARE UPDATE

### MAIN SOFTWARE UPDATE

In 17MB185 project, please follow software update procedure:

#### Method-1

1. Copy MstarUpgrade.bin to USB stick (root directory, FAT32)
2. Enter M-Boot console first (Long press "ENTER" key on Tera Term Console when your device reboot then do AC On)
3. Plug the USB stick to your target board
4. Execute "custar" in M-Boot console to perform upgrading

#### Method-2

1. Copy upgrade\_loader.pkg to root folder of USB stick (or copy upgrade\_loader\_no\_tvcertificate.pkg if you don't want to erase keys, credentials, etc.)
2. Insert USB disk to one of the USB ports on your TV
3. Power on TV and wait until you see the bootlogo
4. You should see logs like below

## 11. TROUBLESHOOTING


### A. NO BACKLIGHT PROBLEM

**Problem:** If TV is working, led is normal and there is no picture and backlight on the panel.

**Possible causes:** Backlight pin, dimming pin, backlight supply, stby on/off pin


BACKLIGHT\_ON/OFF pin should be high when the backlight is ON. Collector pin of Q113 must be low when the backlight is OFF. If it is a problem, please check Q181. Also it can be tested in TP500 or Pin5 of CN2 in main board. Please also check panel cables.

### Backlight On/Off Circuit




Dimming pin should be high or square wave in open position. If it is low, please check S294 for MTK side. It also can be checked at TP499. Please also check panel or power cables and connectors.

## DIMMING




Panel power supply should be in panel specs. Please check Q151, shown below; also it can be checked TP276.

## PANEL SUPPLY SWITCH



STBY\_ON/OFF should be low for TV on condition, please check Q114's collector.

# STBY On/Off Circuit




## B. CI MODULE PROBLEM


**Problem:** CI is not working when CI module inserted.

**Possible causes:** Supply, supply control pin, detects pins, mechanical positions of pins.

- CI supply should be 5V when CI module inserted. If it is not 5V please check CI\_PWR\_CTRL, this pin should be low.




- Please check mechanical position of CI module. Is it inserted properly or not?
- Detect ports should be low. If it is not low please check CI connector pins, CI module pins.



### C. IR PROBLEM

**Problem:** LED or IR not working


Check LED card supply on 17MB185 chasis.



## D. KEYPAD TOUCHPAD PROBLEMS

**Problem:** Keypad or Touchpad is not working

Check keypad supply on 17MB185.



## KEYBOARD


## E. USB PROBLEMS

**Problem:** USB is not working or no USB Detection.



Check USB Supply, It should be nearly 5V. Also USB Enable should be logic high.

USB Control is optional, so U109 and U117 may not be added. Check supply voltages only.

USB1 2 . 0




USB2 2 . 0




## F. NO SOUND PROBLEM

**Problem:** No audio at main TV speaker outputs.

Check supply voltages of 24V\_VCC, VDD\_AUDIO and 3V3\_AMP with a voltage-meter. There may be a problem in headphone connector or headphone detect circuit (when headphone is connected, speakers are automatically muted). Measure voltage at HP\_DETECT pin, it should be 3.3V.



## HEADPHONE OUTPUT



## **G. STANDBY ON/OFF PROBLEM**

**Problem:** Device cannot boot, TV hangs in standby mode.

There may be a problem about power supply. Check main supplies with a voltage-meter. Also there may be a problem about SW. Try to update TV with latest SW. Additionally it is good to check SW printouts via Teraterm program. These printouts may give a clue about the problem. You can use VGA for Teraterm program connection.


## **H. NO SIGNAL PROBLEM IN DVB-S/S2 MODE**

**Problem:** No signal or Low signal in DVB-S/S2 mode.

Check signal cables and LNB voltage, if there is no problem, check M88TS6011 (U3) supply voltages; 3V3\_VCC\_SAT.

If the above measurements are OK, then measure the voltage from the PIN1 of U3.

If the PIN9 voltage is equal to 0V, please check i2c waveforms and software. If the PIN9 voltage is lower than 1V(e.g: 0.8Vor 0.3V), change the U3 with a new part.




## I. NO SIGNAL PROBLEM IN DVB-T MODE

**Problem:** No signal or Low signal in DVB-T mode.

Check signal cables and LNB voltage, if there is no problem, check SI2151 (U118) supply voltages; 3V3\_TUNER.


If the above measurements are OK, then change the U118 with a new part.




## 12. SERVICE MENU SETTINGS

In order to reach service menu, first chose Channel, then press “**MENU**” button, press “**Advanced Options**” then write “**4725**” by using remote controller.

You can see the service menu main screen below. You can check SW releases by using this menu under Diagnostic title. In addition, you can make changes on video settings, audio settings, DAP Parameters etc. using regarding titles. You may also use USB Operations for SW update and update Unique Keys and Configuration files.




Service Menu







Diagnostic

## 13. GENERAL BLOCK DIAGRAM




VINCI ELECTRONICS
MTK G31 19X19/20X20
DATE : 08.01.2023
Page No.: 1/56






























## TCONLESS/VBYONE SOCKET




## 1V8 TCON Level Shifter



## UART DEBUG



## **DAA/FFGA INTERFACE**




**VESTEL** PROJECT NAME : 17MB185


CH NAME :USB

Page 1


RAWN BY :<YOUR NAME HERE>




## HDMI2 (SIDE ARC)



# KEYBOARD





HDMI3 ( BACK )




This schematic diagram shows the connection between the HDMI1 port and various control and power components. The HDMI1 port pins (9-14) are connected to logic inputs: **HDMI1\_RXON**, **HDMI1\_CLKP**, **HDMI1\_CLKN**, **CEC**, **HDMI1\_SCL**, and **HDMI1\_SDA**. Pin 15 is connected to **TP7** and **R335** (33R). Pin 16 is connected to **TP10** and **R334** (33R). Pin 17 is connected to **TP11** and **R334** (33R). Pin 18 is connected to **TP9** and **R336** (33R). Pin 19 is connected to **TP10** and **R337** (47k). Pin 22 is connected to **HOTPLUG1** and **Q134 BC848B**. Pin 23 is connected to **Q133 BC848B** and **R444** (10k). Pin 24 is connected to **HOTPLUG1** and **Q133 BC848B**. A 5V\_VCC supply is connected to pin 14 through **R461** (1k) and **Q134 BC848B**. A 5V\_VCC supply is also connected to pin 14 through **R460** (1k) and **Q133 BC848B**. The **SPDIF\_COAX** output is connected to **TP148** and **JK101**. A feedback line from **TP148** is connected to **TP145** and **C363** (100n). A 50V supply is connected to **TP145** through **C364** (22pF) and **R326** (220R).


**SPDIF OUT**




# LED&IR&ALS



# TACT SWITCH



## DIMMING



<b>VESTEL</b>	PROJECT NAME : 17MB185
SCH NAME :HDMI_GPIO	
DRAWN BY :<YOUR NAME HERE>	10/05

